|
2023
|
Invention
|
Continuous adaptive data capture optimization for interface circuits.
A method for operating a d... |
|
|
Invention
|
Double data rate (ddr) memory controller apparatus and method.
A computer-implemented method inc... |
|
|
Invention
|
Method for automatically gating a data strobe and systems thereof. Systems and methods for automa... |
|
|
Invention
|
Implementations and methods for using mobile devices to communicate with a neural network semicon... |
|
2022
|
Invention
|
Systems and methods involving artificial intelligence and cloud technology for edge and server so... |
|
|
Invention
|
Systems and methods involving artificial intelligence and cloud technology for server soc. Exampl... |
|
|
Invention
|
Implementations and methods for processing neural network in semiconductor hardware. Aspects of t... |
|
|
Invention
|
Double data rate (ddr) memory controller apparatus and method. A computer-implemented method incl... |
|
|
Invention
|
Continuous adaptive data capture optimization for interface circuits. A method for operating a da... |
|
2020
|
Invention
|
Continuous adaptive data capture optimization for interface circuits. A data interface circuit wh... |
|
|
Invention
|
Double data rate (ddr) memory controller apparatus and method. In accordance with one embodiment,... |
|
2019
|
Invention
|
Continuous adaptive data capture optimization for interface circuits.
A data interface circuit w... |
|
2018
|
Invention
|
Method for calibrating capturing read data in a read data path for a ddr memory interface circuit... |
|
2016
|
Invention
|
Multiple gating modes and half-frequency dynamic calibration for ddr memory controllers. Circuits... |
|
|
Invention
|
Circuit for dynamically adaptive bit-leveling by incremental sampling, jitter detection, and exce... |
|
2015
|
Invention
|
Continuous adaptive data capture optimization for interface circuits. A continuously adaptive tim... |
|
|
Invention
|
Methods for calibrating a read data path for a memory interface. A method for calibrating a read ... |
|
2014
|
Invention
|
Circuits for dynamically adaptive bit-leveling by sweep sampling with automatic jitter avoidance.... |
|
|
Invention
|
Methods for dynamically adaptive bit-leveling by sweep sampling with automatic jitter avoidance. ... |
|
|
Invention
|
Methods for dynamically adaptive bit-leveling by incremental sampling, jitter detection, and exce... |
|
|
Invention
|
Continuous adaptive training for data interface timing calibration. Circuits and methods for impl... |
|
|
Invention
|
Dynamically adaptive bit-leveling for data interfaces. A circuit and method for implementing a ad... |
|
|
Invention
|
Method for operating a data interface circuit where a calibration controller controls both a miss... |
|
|
Invention
|
Data interface circuit for capturing received data bits including continuous calibration. Circuit... |
|
|
Invention
|
Method for operating a circuit including a timing calibration function. Circuits and methods for ... |
|
|
Invention
|
Application memory preservation for dynamic calibration of memory interfaces. A calibrating memor... |
|
|
Invention
|
Method of application memory preservation for dynamic calibration of memory interfaces. A method ... |
|
2013
|
Invention
|
Memory interface circuits including calibration for cas latency compensation in a plurality of by... |
|
|
Invention
|
Methods for operating a memory interface circuit including calibration for cas latency compensati... |
|
|
Invention
|
Dynamically calibrated ddr memory controller. A method for calibrating a DDR memory controller is... |
|
|
G/S
|
Providing technical consultation and research in the field of semiconductor and electronics manuf... |
|
|
Invention
|
Dynamically adaptive bit-leveling for data interfaces.
A circuit and method for implementing a a... |
|
2011
|
Invention
|
Dynamically calibrated ddr memory controller. A DDR memory controller is described wherein a core... |
|
2008
|
Invention
|
Ddr memory controller. A DDR memory controller is described wherein a core domain capture clock i... |
