MICROELECTRONIC PACKAGE WITH DIELECTRIC LAYER INCLUDING SELF-ASSEMBLED FILLER-DEPLETED REGIONS
Registre | Brevet USPTO |
---|---|
Numéro d'application | 17482092 |
Statut | En instance |
Date de dépôt | 2021-09-22 |
Date de la première publication | 2023-03-23 |
Date de publication | 2023-03-23 |
Propriétaire | Intel Corporation (USA) |
Inventeur(s) |
|
Abrégé
Techniques for self-assembly of regions in a dielectric layer with different electrical properties are described herein. In one example, a package includes a substrate, a layer of dielectric material over the substrate, the layer of dielectric material including a filler material. The package includes a plurality of conductive traces in the layer of dielectric material, and a filler-depleted radial region of the dielectric material around each of the plurality of conductive traces. The filler-depleted radial region has a lower volume-percentage of filler than other regions of the layer of dielectric material. In one example, the conductive traces, filler, or both include a coating to cause the filler and traces to have opposing surface chemistry.Classes IPC ?
- H01L 23/498 - Leads on insulating substrates
- H01L 21/48 - Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups