2022
|
Invention
|
Flash memory device having a calibration mode.
A method of operation of a flash integrated circu... |
|
Invention
|
Buffer circuit with adaptive repair capability.
A buffer circuit is disclosed. The buffer circui... |
|
Invention
|
Managing memory maintenance operations in a memory system having backing storage media.
Memory c... |
|
Invention
|
Error coalescing.
A programmable crossbar matrix or an array of steering multiplexors (MUXs) coa... |
|
Invention
|
Matched digital-to-analog converters.
A voltage ladder is used to generate reference voltages. T... |
|
Invention
|
Cache memory that supports tagless addressing.
The disclosed embodiments relate to a computer sy... |
|
Invention
|
Secure key exchange in a multi-processor device.
An integrated circuit comprises an interface co... |
|
Invention
|
High performance, high capacity memory modules and systems.
Described are memory modules that in... |
|
Invention
|
Logging burst error information of a dynamic random access memory (dram) using a buffer structure... |
|
Invention
|
Partial response receiver.
A signaling system is described. The signaling system comprises a tra... |
|
Invention
|
Multi-stage equalizer for inter-symbol interference cancellation.
An equalizer includes a first ... |
|
Invention
|
Power efficient circuits and methods for phase alignment.
A timing-calibration circuit uses an a... |
|
Invention
|
Multi-processor device with external interface failover.
A multi-processor device is disclosed. ... |
|
Invention
|
Stacked memory device with interface die. A stacked memory device comprises a stack of dies inclu... |
|
Invention
|
Redundant data log retrieval in multi-processor device.
A device includes interface circuitry to... |
|
Invention
|
Systems and methods for bidirectional polarization signaling.
A photonic communication system in... |
|
Invention
|
Semiconductor memory systems with on-die data buffering.
A semiconductor memory system includes ... |
|
Invention
|
Bus distribution using multiwavelength multiplexing.
Command/address and timing information is d... |
|
Invention
|
Quad-data-rate (qdr) host interface in a memory system.
Technologies for converting quad data ra... |
|
Invention
|
Constant-on-time power converter with adaptive interleaving.
A power converter includes a plural... |
|
Invention
|
Memory module with reduced read/write turnaround overhead.
A memory module includes a substrate,... |
|
Invention
|
Memory component with error-detect-correct code interface.
A memory component internally generat... |
|
Invention
|
Dram interface mode with improved channel integrity and efficiency at high signaling rates.
Memo... |
|
Invention
|
On-die termination of address and command signals.
A memory device includes a set of inputs, and... |
|
Invention
|
Memory controller for strobe-based memory systems.
An integrated circuit (IC) memory controller ... |
|
Invention
|
Memory access during memory calibration.
A multi-rank memory system in which calibration operati... |
|
Invention
|
Dynamically changing data access bandwidth by selectively enabling and disabling data links.
Ban... |
|
Invention
|
High-speed signaling systems and methods with adaptable, continuous-time equalization.
A receive... |
|
Invention
|
Reliability for dram device stack.
An interconnected stack of Dynamic Random Access Memory (DRAM... |
|
Invention
|
Domain-selective control component.
A control component implements pipelined data processing ope... |
|
Invention
|
Methods and circuits for slew-rate calibration.
Described is an integrated circuit with a drivin... |
|
Invention
|
Data buffer for memory devices with memory address remapping.
A memory system includes a memory ... |
|
Invention
|
Interconnect based address mapping for improved reliability.
Row addresses received by a module ... |
|
Invention
|
Common data strobe among multiple memory devices. Multiple (e.g., four) memory devices on a modul... |
|
Invention
|
Address mapping for improved reliability. The internal row addressing of each DRAM on a module is... |
|
Invention
|
Low power signaling interface.
In a chip-to-chip signaling system includes at least one signalin... |
|
Invention
|
Using dynamic bursts to support frequency-agile memory interfaces.
The disclosed embodiments rel... |
|
Invention
|
Data transmission using delayed timing signals.
An integrated circuit includes a delay circuit a... |
|
Invention
|
Constant-on-time power converter with single-phase and multi-phase operation.
A power converter ... |
|
Invention
|
Low latency dynamic random access memory (dram) architecture with dedicated read-write data paths... |
|
Invention
|
Read eye training.
Decision feedback equalization (DFE) is used to help reduce inter-symbol inte... |
|
Invention
|
Data buffer for memory devices with unidirectional ports.
A serial data buffer integrated circui... |
|
Invention
|
Serial presence detect reliability.
A serial presence detect (SPD) device includes nonvolatile m... |
|
Invention
|
Serial presence detect logging.
A serial presence detect (SPD) device includes a region of nonvo... |
|
Invention
|
Memory repair method and apparatus based on error code tracking.
A memory module is disclosed th... |
|
Invention
|
Calibration protocol for command and address bus voltage reference in low-swing single-ended sign... |
|
Invention
|
Interface with variable data rate.
A device includes a transmitter coupled to a node, where the ... |
2021
|
Invention
|
Stacked-die neural network with integrated high-bandwidth memory.
A neural-network accelerator d... |
|
Invention
|
Load-reduced dram stack.
Power consumption in a three-dimensional stack of integrated-circuit me... |
2020
|
Invention
|
Partial array refresh timing.
A memory controller combines information about which memory compon... |
2015
|
P/S
|
Computer hardware; integrated circuits; computer chips; microprocessors; computer memories; compu... |
2014
|
P/S
|
Scientific, nautical, surveying, electric, photographic, cinematographic, optical, weighing, meas... |
|
P/S
|
computer hardware and software for electronic design interface validation and testing; computer h... |
|
P/S
|
Electronic components, electronic circuits, integrated
circuits, microcircuits, printed circuits... |
|
P/S
|
Electronic components, electronic circuits, integrated circuits, microcircuits, printed circuits,... |
|
P/S
|
Computer hardware and software for validation and testing of electronic circuitry and chips; comp... |
2012
|
P/S
|
Light emitting diode (LED) light controls; light emitting diode (LED) displays; light emitting di... |
2011
|
P/S
|
Appareils et instruments pour l'enregistrement, la transmission, le traitement, le stockage et l'... |
|
P/S
|
Apparatus and instruments for recording, transmitting,
processing, storing and exchanging data, ... |
|
P/S
|
Apparatus and instruments for the recording, transmission, processing, storage and exchange of da... |
2008
|
P/S
|
Computers; computer hardware; computer memories; application-specific integrated circuits and gra... |
2007
|
P/S
|
Electronic components and systems, namely, computer hardware, integrated circuits, hybrid circuit... |
2004
|
P/S
|
Computers; computer hardware; computer memories; memory devices; memory controllers; memory syste... |
|
P/S
|
Computer memories; memory devices, namely, [ dynamic random access memories (DRAMS), ] memory sys... |
2003
|
P/S
|
Semiconductor devices and integrated circuits |
|
P/S
|
Licensing of intellectual property and technology; patent licensing |
|
P/S
|
Computer hardware; computer software; computer peripherals; computer memory components; microproc... |
2002
|
P/S
|
LICENSING OF INTELLECTUAL PROPERTY AND PATENTED TECHNOLOGY TO OTHERS |
|
P/S
|
Licensing of intellectual property and technology |
|
P/S
|
COMPUTER HARDWARE; COMPUTER SOFTWARE FOR PREVENTING UNAUTHORIZED ACCESS TO COMPUTER NETWORKS AND ... |
|
P/S
|
Computer software and hardware, especially in the field of encrypted and secure communication as ... |
1995
|
P/S
|
microprocessor components, peripheral controller components and computer memory components, namel... |