|
2024
|
Invention
|
Memory module with double data rate command and data interfaces supporting two-channel and four-c... |
|
|
Invention
|
Memory controller partitioning for hybrid memory system.
A compute system includes an execution ... |
|
|
Invention
|
Memory device having non-uniform refresh.
An integrated circuit memory device is disclosed. The ... |
|
|
Invention
|
Interface clock management.
The timing of the synchronous interface is controlled by a clock sig... |
|
|
Invention
|
Methods and circuits for power management of a memory module.
A power-management integrated circ... |
|
|
Invention
|
Signal skew in source-synchronous system.
A memory controller integrated circuit includes a cloc... |
|
|
Invention
|
Concurrent forward error correction (fec) and cyclic redundancy check (crc). A device includes a ... |
|
|
Invention
|
Multiple precision memory system.
Space in a memory is allocated based on the highest used preci... |
|
|
Invention
|
Dram cache tag probing.
A dynamic random access memory (DRAM) device includes functions configur... |
|
|
Invention
|
High capacity, high performance memory system.
Memory devices and a memory controller that contr... |
|
|
Invention
|
Multi-die memory device.
A memory is disclosed that includes a logic die having first and second... |
|
|
Invention
|
Memory system with independently adjustable core and interface data rates.
An integrated circuit... |
|
|
Invention
|
Local internal discovery and configuration of individually selected and jointly selected devices.... |
|
|
Invention
|
Multi-modal refresh of dynamic, random-access memory.
A memory system includes two or more memor... |
|
|
Invention
|
Sense circuit for multi-transistor capacitorless dynamic random access memory (dram) cell. A memo... |
|
|
Invention
|
Buffered dynamic random access memory device.
A DRAM device may be configured to retransmit or n... |
|
|
Invention
|
Systems and methods with concurrent link-timing calibration.
A memory system includes a memory c... |
|
|
Invention
|
Configurable in-array event tracking.
A random access memory device includes memory cells in eac... |
|
|
Invention
|
Command/address channel error detection.
A memory component and a controller communicate command... |
|
|
Invention
|
Energy efficient storage of error-correction-detection information.
Data and error correction in... |
|
|
Invention
|
Low power memory with on-demand bandwidth boost.
In a memory component having a command/address ... |
|
|
Invention
|
Solid-state drive with thermal anneal function.
Control logic within a memory control component ... |
|
|
Invention
|
Sense amplifier for active standby operation.
A sense amplifier for a memory device includes a p... |
|
|
Invention
|
Memory module with persistent calibration.
A memory module includes one or more memory devices a... |
|
|
Invention
|
Optimizing power in a memory device.
Embodiments generally relate to a memory device. In one emb... |
|
|
Invention
|
Data transmission using delayed timing signals.
An integrated circuit includes a delay circuit a... |
|
|
Invention
|
Drift detection in timing signal forwarded from memory controller to memory device.
A memory sys... |
|
|
Invention
|
Variable width memory module supporting enhanced error detection and correction.
Described are m... |
|
|
Invention
|
Semiconductor memory systems with on-die data buffering.
A semiconductor memory system includes ... |
|
|
Invention
|
Memory system using asymmetric source-synchronous clocking.
The disclosed embodiments relate to ... |
|
|
Invention
|
Serial presence detect reliability.
A serial presence detect (SPD) device includes nonvolatile m... |
|
|
Invention
|
Dram interface mode with improved channel integrity and efficiency at high signaling rates.
Memo... |
|
|
Invention
|
Methods and circuits for streaming data to processing elements in stacked processor-plus-memory a... |
|
|
Invention
|
Synchronous wired-or ack status for memory with variable write latency.
A memory controller comp... |
|
|
Invention
|
Maintenance operations in a dram.
A system includes a memory controller and a memory device havi... |
|
|
Invention
|
Multi-element memory device with power for individual elements.
A multi-element device includes ... |
|
|
Invention
|
Load-reduced dram stack.
Power consumption in a three-dimensional stack of integrated-circuit me... |
|
|
Invention
|
Compos able memory ranks for full duplex memory. A memory system includes a memory controller, a ... |
|
|
Invention
|
Memory device flush buffer operations.
A dynamic random access memory (DRAM) device includes fun... |
|
|
Invention
|
Memory device having hidden refresh.
An integrated circuit (IC) memory device includes an array ... |
|
|
Invention
|
Memory controller with transaction-queue-dependent power modes.
A memory controller component of... |
|
|
Invention
|
Dynamic random access memory (dram) device with write error protection.
Technologies for providi... |
|
|
Invention
|
Memory access during memory calibration.
A multi-rank memory system in which calibration operati... |
|
|
Invention
|
Memory module register access.
During system initialization, each data buffer device and/or memo... |
|
|
Invention
|
Correlated multi-codeword error correction coding. Aspects and implementations include systems an... |
|
|
Invention
|
Memory error detection.
Systems and methods are provided for detecting and correcting address er... |
|
2022
|
Invention
|
Stacked memory device with interface die.
A stacked memory device comprises a stack of dies incl... |
|
|
Invention
|
Common data strobe among multiple memory devices.
Multiple (e.g., four) memory devices on a modu... |
|
|
Invention
|
Low latency dynamic random access memory (dram) architecture with dedicated read-write data paths... |
|
2021
|
Invention
|
Reordering memory controller. A memory controller includes a request queue and associated logic f... |
|
2015
|
P/S
|
Computer hardware; integrated circuits; computer chips; microprocessors; computer memories; compu... |
|
2014
|
P/S
|
Scientific, nautical, surveying, electric, photographic, cinematographic, optical, weighing, meas... |
|
|
P/S
|
computer hardware and software for electronic design interface validation and testing; computer h... |
|
|
P/S
|
Electronic components, electronic circuits, integrated circuits, microcircuits, printed circuits,... |
|
|
P/S
|
Computer hardware and software for validation and testing of electronic circuitry and chips; comp... |
|
2012
|
P/S
|
Light emitting diode (LED) light controls; light emitting diode (LED) displays; light emitting di... |
|
2011
|
P/S
|
Appareils et instruments pour l'enregistrement, la transmission, le traitement, le stockage et l'... |
|
|
P/S
|
Apparatus and instruments for recording, transmitting,
processing, storing and exchanging data, ... |
|
|
P/S
|
Apparatus and instruments for the recording, transmission, processing, storage and exchange of da... |
|
2008
|
P/S
|
Computers; computer hardware; computer memories; application-specific integrated circuits and gra... |
|
2007
|
P/S
|
Electronic components and systems, namely, computer hardware, integrated circuits, hybrid circuit... |
|
2004
|
P/S
|
Computers; computer hardware; computer memories; memory devices; memory controllers; memory syste... |
|
|
P/S
|
Computer memories; memory devices, namely, [ dynamic random access memories (DRAMS), ] memory sys... |
|
2003
|
P/S
|
Semiconductor devices and integrated circuits |
|
|
P/S
|
Licensing of intellectual property and technology; patent licensing |
|
|
P/S
|
Computer hardware; computer software; computer peripherals; computer memory components; microproc... |
|
2002
|
P/S
|
LICENSING OF INTELLECTUAL PROPERTY AND PATENTED TECHNOLOGY TO OTHERS |
|
|
P/S
|
Licensing of intellectual property and technology |
|
|
P/S
|
COMPUTER HARDWARE; COMPUTER SOFTWARE FOR PREVENTING UNAUTHORIZED ACCESS TO COMPUTER NETWORKS AND ... |
|
|
P/S
|
Computer software and hardware, especially in the field of encrypted and secure communication as ... |
|
1995
|
P/S
|
microprocessor components, peripheral controller components and computer memory components, namel... |
