|
2021
|
P/S
|
Commercial administration of intellectual property licensing programs; Procuring of contracts for... |
|
2019
|
Invention
|
System and method for a network access service. A network access system providing network access ... |
|
|
Invention
|
Integrated erase voltage path for multiple cell substrates in nonvolatile memory devices. A non-v... |
|
|
Invention
|
Nand flash memory with vertical cell stack structure and method for manufacturing same. Disclosed... |
|
2016
|
Invention
|
Dynamic impedance control for input/output buffers.
A system and method of performing off chip d... |
|
|
Invention
|
Frequency division multiplexing system with selectable rate. An OFDM system uses a normal mode wh... |
|
2015
|
Invention
|
Structure and method for manufacture of memory device with thin silicon body. Described herein is... |
|
|
Invention
|
Dynamic random access memory and boosted voltage producer therefor.
A dynamic random access memo... |
|
|
Invention
|
Memory system and method using stacked memory device dice.
A method and apparatus for organizing... |
|
|
Invention
|
Method and apparatus for reducing pool starvation in a shared memory switch. A switch includes a ... |
|
|
Invention
|
Apparatus, system, and method for connecting devices.
In one embodiment, a method includes recei... |
|
|
Invention
|
A dram memory device with manufacturable capacitor. A high capacitance embedded capacitor and ass... |
|
|
Invention
|
Semiconductor device having metal lines with slits.
A semiconductor device including a semicondu... |
|
2014
|
Invention
|
Polymer memory.
A integrated circuit device with a polymer memory array includes active circuits... |
|
|
Invention
|
Three dimensional non-volatile memory with charge storage node isolation.
A three-dimensional in... |
|
|
Invention
|
A three dimensional non-volatile memory with charge storage node isolation. A three-dimensional i... |
|
|
Invention
|
System and method of operation for high capacity solid-state drive. A method of managing a solid-... |
|
|
Invention
|
High bandwidth memory interface.
A memory module that includes a buffer and a plurality of synch... |
|
|
Invention
|
A three-dimensional nonvolatile memory cell structure with upper body connection. A three-dimensi... |
|
|
Invention
|
Phase change memory word line driver.
A method for improving sub-word line response comprises ge... |
|
|
Invention
|
Cost effective method of forming embedded dram capacitor. A high capacitance embedded metal inter... |
|
|
Invention
|
Nonvolatile semiconductor memory device. A non-volatile memory device, comprising: a substrate; a... |
|
|
Invention
|
Vertical gate stacked nand and row decoder for erase operation. A three-dimensional integrated ci... |
|
|
Invention
|
Partial block erase architecture for flash memory.
A method and system for increasing the lifesp... |
|
|
Invention
|
Port packet queuing.
A port queue includes a first memory portion having a first memory access t... |
|
|
Invention
|
Methods and devices for creating a shared music station.
A method includes establishing a shared... |
|
|
Invention
|
A cell array with a manufacturable select gate for a nonvolatile semiconductor memory device. A t... |
|
|
Invention
|
System having one or more memory devices.
A system having serially connected memory devices in a... |
|
|
Invention
|
Through semiconductor via structure with reduced stress proximity effect. An integrated circuit d... |
|
|
Invention
|
Through semiconductor via structure with reduced stress proximity effect.
An integrated circuit ... |
|
|
Invention
|
Telephone outlet with packet telephony adapter, and a network using same.
An outlet for a Local ... |
|
|
Invention
|
Method and system for providing dc power on local telephone lines.
A telephone unit device conne... |
|
|
Invention
|
Dynamic random access memory with fully independent partial array refresh function. A dynamic ran... |
|
|
Invention
|
Clock signal generation apparatus for use in semiconductor memory device and its method.
A clock... |
|
|
Invention
|
Delay locked loop circuit and method.
A delay locked loop includes initialization circuitry that... |
|
|
Invention
|
A u-shaped common-body type cell string. A flash device comprising a well and a U-shaped flash ce... |
|
|
Invention
|
Trunking in a matrix.
A multistage switch includes a matrix of coupled switch devices. A logical... |
|
|
Invention
|
Asynchronous bridge chip. A memory device multi-chip package containing conventional parallel bus... |
|
|
Invention
|
Lithography-friendly local read circuit for nand flash memory devices and manufacturing method th... |
|
|
Invention
|
Asynchronous bridge chip.
A memory device multi-chip package containing conventional parallel bu... |
|
|
Invention
|
Nonvolatile memory with split substrate select gates and heirarchical bitline configuration. Gene... |
|
|
P/S
|
[ Commercial administration of intellectual property licensing programs of others; ] Procuring of... |
|
2013
|
Invention
|
Power saving in wireless network entities. Power saving in wireless networks is disclosed. A wire... |
|
|
Invention
|
System and method of operation for high capacity solid-state drive.
A method of managing a solid... |
|
|
Invention
|
Integrated circuit chip having anti-moisture-absorption film at edge thereof and method of formin... |
|
|
Invention
|
Structure and method of manufacturing a stacked memory array for junction-free cell transistors. ... |
|
|
Invention
|
Dispersion tolerant optical system and method.
An optical communication system and method of use... |
|
|
P/S
|
Intellectual property licensing; patent licensing; patent management services |
