|
2023
|
P/S
|
Semiconductors, integrated circuits, computer networking switches, and computer networking interf... |
|
|
Invention
|
Generation and transmission of physical layer data units in a composite communication channel in ... |
|
|
Invention
|
Padding and backoff operations when transmitting via multiple frequency segments in a wlan.
A co... |
|
|
Invention
|
Non-volatile memory switch with host isolation.
In a system with multiple host computers and one... |
|
|
Invention
|
Wifi multi-band communication.
A first communication device generates a first packet and transmi... |
|
|
Invention
|
Medium protection in wireless local area networks.
An access point (AP) generates a multi-user r... |
|
|
Invention
|
System and method for instruction unwinding in an out-of-order processor.
A system and correspon... |
|
|
Invention
|
Methods and apparatus for generation of physical layer protocol data units for vehicular environm... |
|
|
Invention
|
Packet formats for vehicular networks.
A first communication device is configured to process pac... |
|
|
Invention
|
Switch device for interfacing multiple hosts to a solid state drive.
A switch device is configur... |
|
2022
|
Invention
|
Coordinated multi-user transmissions with multiple access points.
A first access point (AP), whi... |
|
|
Invention
|
Automotive gateway providing secure open platform for guest applications.
An automotive gateway ... |
|
|
Invention
|
System and method for int9 quantization.
A method of converting a data stored in a memory from a... |
|
|
Invention
|
Methods and apparatus for adaptive power profiling in a baseband processing system.
Methods and ... |
|
|
Invention
|
Methods and apparatus for decoding received uplink transmissions using log-likelihood ratio (llr)... |
|
|
Invention
|
Method and apparatus for controlling clock cycle time.
A circuit and corresponding method contro... |
|
|
Invention
|
System and method for implementing strong load ordering in a processor using a circular ordering ... |
|
|
Invention
|
On-board integrated enclosure for electromagnetic compatibility shielding.
A printed circuit boa... |
|
|
Invention
|
Tracking of sampling phase in a receiver device.
An input signal is sampled at a current samplin... |
|
|
Invention
|
Tracking of sampling phase in a receiver device. An input signal is sampled at a current sampling... |
|
|
Invention
|
Complex i/o value prediction for multiple values with physical or virtual addresses.
An apparatu... |
|
|
Invention
|
System and method for neural network-based autonomous driving.
A system and corresponding method... |
|
|
Invention
|
Electronic fuse (efuse) designs for enhanced chip security.
An Integrated Circuit (IC) includes ... |
|
|
Invention
|
Machine learning-enabled management of storage media access. The present disclosure describes app... |
|
|
Invention
|
Machine learning-enabled management of storage media access.
The present disclosure describes ap... |
|
|
P/S
|
Computer hardware; computer chips; semiconductors; semiconductor chips; integrated circuits; micr... |
|
|
Invention
|
Line side multiplexers with protection switching.
The present invention is directed to data comm... |
|
|
Invention
|
System and method for mapping memory addresses to locations in set-associative caches. A circuit ... |
|
|
Invention
|
Systems and methods for providing a compatible backplane operation mechanism for 2.5-gigabit high... |
|
|
Invention
|
Optimization of training and retraining. Systems and methods are described for dynamically updati... |
|
|
Invention
|
Digital timing recovery for constant density servo read operations. A method of reading servo wed... |
|
|
P/S
|
Computer hardware; computer chips; semiconductors; semiconductor chips and chip sets; microproces... |
|
2021
|
Invention
|
Wireline transceiver with internal and external clock generation. An integrated circuit device, h... |
|
|
Invention
|
Wireline transceiver with internal and external clock generation.
An integrated circuit device h... |
|
|
Invention
|
Method and apparatus for contemporary test time reduction for jtag. A method of loading a data st... |
|
|
Invention
|
Reduced power consumption by ssd using host memory buffer. A solid state drive (SSD) device inclu... |
|
|
Invention
|
Energy efficient ethernet (eee) link recovery from low snr. A physical layer (PHY) processor of a... |
|
|
Invention
|
System and methods for ijtag reduced access time in a hierarchical design. A system includes a te... |
|
|
Invention
|
System and methods for hardware-based pcie link up based on post silicon characterization. A new ... |
|
|
Invention
|
Cache replacement mechanisms for speculative execution. Described herein are systems and methods ... |
|
|
Invention
|
Methods and apparatus for preamble detection in a communication network. Methods and apparatus fo... |
|
|
Invention
|
Network boot for ethernet physical-layer devices. An Ethernet physical-layer (PHY) device include... |
|
|
Invention
|
Wifi backoff timer. A communication device maintains a first backoff timer that corresponds to a ... |
|
|
Invention
|
Methods and systems for tracking a virtual memory of a virtual machine. Methods and systems for a... |
|
|
Invention
|
Trigger frame for ndp ranging. A first communication device generates a trigger frame for use in ... |
|
|
Invention
|
Energy-efficient ethernet transceiver that adjusts based on environmental conditions. A physical ... |
|
2020
|
Invention
|
Noisy instructions for side-channel attack mitigation. Described herein are systems and methods u... |
|
|
Invention
|
Systems and methods for configuring a central processing unit having multiple cores. A CPU having... |
|
|
Invention
|
Synchronization of joint transmissions with multiple access points. A first access point (AP) gen... |
|
|
Invention
|
Method and apparatus for efficient address decoding and address usage reduction. A method include... |
|
|
P/S
|
Integrated circuits and semiconductor devices |
|
|
P/S
|
Scientific, optical, signalling and checking apparatus and instruments; apparatus for recording, ... |
|
|
Invention
|
Quieting a wireless local area network. A first communication device generates and transmits a fr... |
|
|
P/S
|
Computer hardware; semiconductors; semiconductor chips and chip sets; Integrated circuits, integr... |
|
|
Invention
|
System and method to manage power to a desired power profile. A system includes a power profile e... |
|
|
P/S
|
Computer hardware; semiconductors; semiconductor chips and chip sets; Integrated circuits, electr... |
|
|
P/S
|
Providing telecommunications connections to a global computer network via a network of computers;... |
|
|
P/S
|
Designing computer hardware in the nature of semiconductors, semiconductor chips and chip sets, i... |
|
|
P/S
|
Designing semiconductors, semiconductor chips and chip sets, integrated circuits, integrated circ... |
|
|
P/S
|
Telecommunications via a network of computers; electronic and digital transmission of data, docum... |
|
|
P/S
|
Computer hardware; semiconductors; semiconductor chips and chip sets; integrated circuits in the ... |
|
2019
|
Invention
|
In-band dsp management interface. In an optical communication system, a high-speed data interface... |
|
2018
|
P/S
|
Semiconductors and integrated circuits incorporating error correction mechanisms for use in flash... |
|
|
P/S
|
Semiconductors; integrated circuits; circuit boards; formatter boards; microprocessors; microcont... |
|
|
P/S
|
Network appliances in the nature of computer hardware; server adapters; network adapters; applica... |
|
|
P/S
|
Semiconductor chips; Multi-core RISC system on chip processors for data center and cloud applicat... |
|
|
P/S
|
Computer hardware; computer hardware and peripherals; computer networking hardware; computer memo... |
|
|
P/S
|
Semiconductors, semiconductor chip sets, microprocessors, customized microprocessors and related ... |
|
2017
|
P/S
|
Feature of an Ethernet switch which automatically links a network or storage adapter to the Ether... |
|
|
P/S
|
Semiconductors; semiconductor chips and chip sets; microprocessors; customized microprocessors; c... |
