|
2023
|
P/S
|
Energy efficient computer chips, energy efficient computer memory modules, computer chips, energ... |
|
|
P/S
|
Energy efficient computer chips, energy efficient computer memory modules, computer chips, comput... |
|
|
P/S
|
Energy efficient Computer chips, computer chips, energy efficient computer memory modules, comput... |
|
|
Invention
|
Max-pool prediction for efficient convolutional nuerual network for resource-constrained devices.... |
|
|
Invention
|
Dynamic allocation of pattern history table (pht) for multi-threaded branch predictors. An exempl... |
|
|
Invention
|
Process for scan chain in a memory.
A scan chain architecture with lowered power consumption com... |
|
|
Invention
|
Programmable multi-level data access address generator.
A programmable address generator has an ... |
|
2022
|
Invention
|
Scan-chain for memory with reduced power consumption. A scan chain architecture with lowered powe... |
|
|
Invention
|
One transistor memory bitcell with arithmetic capability. refref to generate an output which is a... |
|
|
Invention
|
Dynamic adjustment of word line timing in static random access memory. A static random access mem... |
|
|
Invention
|
Programmable multi-level data access address generator. A programmable address generator has an i... |
|
|
P/S
|
Computer chips, computer memory modules, downloadable computer operating systems software, downlo... |
|
|
Invention
|
Core processor and redundant branch processor with control flow attack detection. A secure proces... |
|
|
Invention
|
Modular analog multiplier-accumulator unit element for multi-layer neural networks. An analog mac... |
|
|
Invention
|
Instruction cache for multi-thread microprocessor. Embodiments are provided for instructions cach... |
|
|
Invention
|
Power saving floating point multiplier-accumulator with precision-aware accumulation. A floating ... |
|
|
Invention
|
Chip to chip interconnect beyond sealring boundary. A plurality of integrated circuits each have ... |
|
|
Invention
|
System and method for nanomagnet based logic device. A system and method for a logic device is di... |
|
|
Invention
|
System and method for skyrmion based logic device. A system and method for a logic device is disc... |
|
|
Invention
|
System for a decision feedback equalizer. A decision feedback equalizer includes a summer, a slic... |
|
|
Invention
|
System for error detection and correction in a multi-thread processor. A master processor is conf... |
|
|
Invention
|
Architecture for analog multiplier-accumulator with binary weighted charge transfer capacitors. A... |
|
|
Invention
|
Dynamic adjustment of word line timing in static random access memory.
A static random access me... |
|
|
Invention
|
Look up table (lut) based chiplet to chiplet secure communication.
A cryptographic method includ... |
|
|
Invention
|
Look up table (lut) based encryption with tag-based verification.
A cryptographic method include... |
|
|
Invention
|
Chip to chip interconnect beyond sealring boundary.
A plurality of integrated circuits each have... |
|
|
Invention
|
Process for generation of addresses in multi-level data access.
A process for iterating through ... |
|
|
Invention
|
Memory management unit for multi-threaded architecture. An exemplary multi-threaded memory manage... |
|
2021
|
Invention
|
Reconfigurable simd engine. An exemplary SIMD computing system comprises a SIMD processing elemen... |
|
|
Invention
|
Scan chain for memory with reduced power consumption. A scan chain architecture with lowered powe... |
|
|
Invention
|
Dynamic adjustment of wordline timing in static random access memory. A static random access memo... |
|
|
Invention
|
One transistor memory bitcell with arithmetic capability. ref to generate an output which is at l... |
|
|
Invention
|
System for error detection and correction in a multi-thread processor. A system for detecting err... |
|
|
Invention
|
Fast recovery for dual core lock step. An exemplary fault-tolerant computing system comprises a s... |
|
|
Invention
|
Edge device for executing a lightweight pattern-aware generative adversarial network.
In some em... |
|
|
Invention
|
Systems and methods for a lightweight pattern-aware generative adversarial network.
A computer-i... |
|
|
Invention
|
Modular analog multiplier-accumulator unit element for multi-layer neural networks.
An analog ma... |
|
|
Invention
|
Multi-threaded secure processor with control flow attack detection. A fault detecting multi-threa... |
|
|
Invention
|
Core processor and redundant branch processor with control flow attack detection.
A secure proce... |
|
|
Invention
|
Instruction cache for hardware multi-thread microprocessor.
Embodiments are provided for instruc... |
|
|
P/S
|
Electronic components in the nature of integrated circuit chips, none of the foregoing for use in... |
|
|
Invention
|
Efficient storage of blockchain in embedded device. A lightweight node in a decentralized network... |
|
|
Invention
|
Device authentication using blockchain.
An unenrolled lightweight node is on a decentralized net... |
|
|
Invention
|
Process for performing floating point multiply-accumulate operations with precision based on expo... |
|
|
Invention
|
Process for dual mode floating point multiplier-accumulator with high precision mode for near zer... |
|
|
Invention
|
Power saving floating point multiplier-accumulator with precision-aware accumulation.
A floating... |
|
|
Invention
|
Power saving floating point multiplier-accumulator with a high precision accumulation detection m... |
|
|
Invention
|
Analog multiplier accumulator with unit element gain balancing.
A Gain Balanced Analog Multiply-... |
|
|
Invention
|
Bias unit element with binary weighted charge transfer capacitors. A Bias Unit Element (UE) has a... |
|
|
Invention
|
Chip to chip network routing using dc bias and differential signaling. A node mesh contains an or... |
|
|
P/S
|
Integrated circuits, integrated circuit chips, and integrated circuit modules for performing mult... |
|
2018
|
P/S
|
Wired and Wireless Communication devices for use with internet fabric such as routers and switche... |
|
|
P/S
|
Electronic Hardware and Software for use with sensors and computer peripheral hardware. Electroni... |
|
2017
|
P/S
|
Computer hardware, namely, computer chips, integrated circuit modules, computer and communication... |
|
2008
|
P/S
|
Design for others of integrated circuits and integrated circuit cores for use in wireless communi... |
