2023
|
Invention
|
Multiply-accumulate with configurable conversion between normalized and non-normalized floating-p... |
|
Invention
|
Multiply-accumulate engine with non-normalized floating-point accumulator.
A floating-point summ... |
|
Invention
|
Single-weight-multiple-data multiply-accumulate with winograd layers.
An integrated circuit devi... |
|
Invention
|
Single-weight-multiple-data matrix multiply.
An integrated circuit device includes one or more b... |
|
Invention
|
Multiply-accumulate pipelines for finite impulse response filtering.
An integrated circuit devic... |
|
Invention
|
Broadcast data multiply-accumulate with shared unload.
An integrated circuit device includes bro... |
|
Invention
|
Broadcast data, shared weight multiply-accumulate.
An integrated circuit device includes broadca... |
|
Invention
|
Broadcast data, shared weight multiply-accumulate. An integrated circuit device includes broadcas... |
2022
|
Invention
|
Multiply-accumulate with variable floating point precision.
An integrated circuit including a mu... |
|
Invention
|
Multiply-accumulate with broadcast data. Multiply-accumulate processors within a tensor processin... |
|
Invention
|
Multiply-accumulate with broadcast data.
Multiply-accumulate processors within a tensor processi... |
|
Invention
|
Mac processing pipelines, circuitry to control and configure same, and methods of operating same.... |
|
Invention
|
Multiplier-accumulator circuitry, and processing pipeline including same.
An integrated circuit ... |
|
Invention
|
Mac processing pipeline having conversion circuitry, and methods of operating same.
An integrate... |
|
Invention
|
Multiplier-accumulator processing pipelines and processing component, and methods of operating sa... |
|
Invention
|
Ic including logic tile, having reconfigurable mac pipeline, and reconfigurable memory. An integr... |
|
Invention
|
Mac processing pipelines, circuitry to configure same, and methods of operating same. An integrat... |
|
Invention
|
Mac processing pipelines, circuitry to configure same, and methods of operating same.
An integra... |
|
Invention
|
Process of routing tile-to-tile interconnects of an fpga, and method of manufacturing an fpga. A ... |
|
Invention
|
Mac processing pipeline having activation circuitry, and methods of operating same. An integrated... |
|
Invention
|
Mac processing pipeline having activation circuitry, and methods of operating same.
An integrate... |
2021
|
Invention
|
Multiplier circuit array, mac and mac pipeline including same, and methods of configuring same. A... |
|
Invention
|
Multiplier-accumulator circuitry having processing pipelines and methods of operating same. An in... |
|
Invention
|
Multiplier circuit array, mac and mac pipeline including same, and methods of configuring same.
... |
|
Invention
|
Configurable mac pipelines for finite-impulse-response filtering, and methods of operating same. ... |
|
Invention
|
Mac processing pipelines having programmable granularity, and methods of operating same. An integ... |
|
Invention
|
Multiplier-accumulator circuitry, and processing pipeline including same. An integrated circuit c... |
|
Invention
|
Multiplier-accumulator processing pipeline using filter weights having gaussian floating point da... |
|
Invention
|
Test circuitry and techniques for logic tiles of fpga. An integrated circuit comprising a field p... |
2020
|
Invention
|
Logarithmic addition-accumulator circuitry, processing pipeline including same, and methods of op... |
|
Invention
|
Mac processing pipeline using filter weights having enhanced dynamic range, and methods of operat... |
|
Invention
|
Mac processing pipeline having conversion circuitry, and methods of operating same. An integrated... |
|
Invention
|
Multiplier-accumulator circuitry and pipeline using floating point data, and methods of using sam... |
2019
|
P/S
|
Integrated circuit (IP) cores implementing embedded field programmable gate arrays (FPGAs) with c... |
|
P/S
|
Integrated circuits which operate as an neural network inference coprocessor, connecting to a sma... |
|
Invention
|
Fpga implementing partial datapath processing, and method of operating same. An integrated circui... |
|
Invention
|
Programmable/configurable logic circuitry, control circuitry and method of dynamic context switch... |
2017
|
P/S
|
Integrated circuit cores; integrated circuit (IP) cores implementing embedded field programmable ... |
2016
|
P/S
|
Integrated circuit (IP) cores implementing embedded field programmable gate arrays (FPGAs) with a... |