|
2024
|
Invention
|
Modelling and prediction of virtual quality control data incorporating area location in the produ... |
|
|
Invention
|
Method of making high aspect ratio openings in a semiconductor device using ion implantated regro... |
|
2023
|
Invention
|
Three-dimensional memory device including trench bridge structures having different volumes and m... |
|
|
Invention
|
Packaged memory device with overhang support structure.
A memory device includes a substrate, a ... |
|
|
Invention
|
Storage-free message authenticators for error-correcting-codes. Techniques for storage-free messa... |
|
|
Invention
|
Access control system and a data storage device.
An access control system, data storage device, ... |
|
|
Invention
|
In situ data refresh without erase/program cycles.
The memory device includes a memory block wit... |
|
|
Invention
|
Semiconductor device package with die stackup and connection platform.
A semiconductor device pa... |
|
|
Invention
|
Lower vread for erased word lines in post-write dummy reads.
A memory device includes a memory b... |
|
|
Invention
|
Enabling significant scaling of wordline switch with wordline dependent negative bitline voltage.... |
|
|
Invention
|
Smart early program termination algorithm for neighbor plane disturb countermeasure.
A memory ap... |
|
|
Invention
|
Program verify word line ramping delay for lower current consumption mode.
A memory apparatus an... |
|
|
Invention
|
Hybrid erase for data retention threshold voltage margin improvement.
A storage device is disclo... |
|
|
Invention
|
Adaptive single-side erase to improve cell reliability.
A memory device includes control circuit... |
|
|
Invention
|
Word line dependent word line switch design and programming techniques.
A memory device is provi... |
|
|
Invention
|
Three-dimensional memory device including a bit-line-bias vertical transistor block and methods o... |
|
|
Invention
|
Unselect word line switch bias scheme for non-volatile memory apparatus.
A memory apparatus and ... |
|
|
Invention
|
Reconfigurable lines in different sub-block modes in a nand memory device.
The memory device inc... |
|
|
Invention
|
Positive sensing in low power operation mode in a memory device.
The memory device includes sens... |
|
|
Invention
|
Non-volatile memory with sub-block programming.
A non-volatile memory includes non-volatile memo... |
|
|
Invention
|
Binary read-based fast algorithm for optimal read level acquisition.
A memory device includes a ... |
|
|
Invention
|
Electrically coupling printed circuit boards using a snap-fit connector.
A snap-fit connector el... |
|
|
Invention
|
Three-dimensional memory device containing overlying thin film transistor control circuit and met... |
|
|
Invention
|
Multi-plane high density connector.
A multi-plane high density connector for an electronic devic... |
|
|
Invention
|
Current source for read of programmable resistance memory cells.
Technology is disclosed for a c... |
|
|
Invention
|
Erase saturation mitigation in non-volatile memory.
Technology is disclosed herein for a storage... |
|
|
Invention
|
Multi-step read pass voltage discharge for icc reduction.
Technology is disclosed herein for a s... |
|
|
Invention
|
Full sequence program for edge word line quad-level memory cells.
A memory apparatus and method ... |
|
|
Invention
|
Non-volatile memory with sub-block erase.
A non-volatile memory includes non-volatile memory cel... |
|
|
Invention
|
Bypass buffer for worn out codewords.
A bypass buffer stores codewords that have been identified... |
|
|
Invention
|
Error handling during a memory compaction process.
A memory compaction process utilizes unused o... |
|
|
Invention
|
Save mode for erase verify skipping to reduce power consumption in erase operation.
A memory dev... |
|
|
Invention
|
Processing commands in a sequential write required zone model.
A data storage device implements ... |
|
|
Invention
|
Reverse garbage collection process for a storage device.
A memory device includes a number of di... |
|
|
Invention
|
Non-volatile memory with early ramp for improved performance.
To increase performance, a non-vol... |
|
|
Invention
|
Regular transistor threshold voltage refresh for semi-circle drain side select gates.
A memory a... |
|
|
Invention
|
Temperature dependent refresh read rate.
Systems and methods for effecting a temperature depende... |
|
|
Invention
|
Data storage device and method for optimized refresh.
A data storage device and method for optim... |
|
|
Invention
|
Link optimization for ssds.
Optimizing the time that a link is active in a data storage device i... |
|
|
Invention
|
Slow programming on weak word lines of a memory device.
A slow programming audit is performed on... |
|
|
Invention
|
Partial die blocks.
Rather than having unused die blocks, partial die blocks can contribute to a... |
|
|
Invention
|
Data storage device and method for dynamic logical page write ordering.
In some situations, the ... |
|
|
Invention
|
Data storage device and method for scanning memory blocks. Some areas (e.g., boundary wordlines) ... |
|
|
Invention
|
Data storage device and method for logical range lock.
When copy commands are queued in a submis... |
|
|
Invention
|
Apparatus and method for two-step read of resistive random access memory.
An apparatus is provid... |
|
|
Invention
|
Dual reference zq calibration circuits and methods.
An apparatus is provided that includes a fir... |
|
|
Invention
|
Multi-time programmable memory devices and methods.
An apparatus is provided that includes a mem... |
|
|
Invention
|
Multiple stage fuse circuitry for counting failure events.
The disclosure relates in some aspect... |
|
|
Invention
|
Excess cmb utilization by storage controller.
A controller memory buffer (CMB) is a portion of v... |
|
|
Invention
|
I/o modulation scheme for ultra-high data throughput with massive nand parallelism.
Systems and ... |
