2022
|
Invention
|
Data processing engine arrangement in a device.
A device includes a data processing engine array... |
|
Invention
|
Synchronization of system resources in a multi-socket data processing system. Synchronizing syste... |
|
Invention
|
Ultra-high-speed pam-n cmos inverter serial link.
Methods, systems, and apparatus described here... |
|
Invention
|
Transmit driver architecture with a jtag configuration mode, extended equalization range, and mul... |
|
Invention
|
Pim model adaptation. Embodiments herein describe adapting a PIM model to compensate for changing... |
|
Invention
|
Multipath memory with static or dynamic mapping to coherent or mmio space. Embodiments herein des... |
|
Invention
|
Ultra-high-speed pam-n cmos inverter serial link. Methods, systems, and apparatus described herei... |
|
Invention
|
On-demand packetization for a chip-to-chip interface. Embodiments herein describe on-demand packe... |
|
Invention
|
Wide frequency range voltage controlled oscillators. Transformer based voltage controlled oscilla... |
|
P/S
|
Semiconductor memory; flexible memory block for semiconductor devices |
2021
|
Invention
|
Multi-use chip-to-chip interface.
Systems, methods, and apparatuses are described that enable IC... |
|
Invention
|
Method and system for interfacing a testbench to circuit simulation.
Approaches for simulating a... |
|
Invention
|
Synthesis flow for data processing engine array applications relying on hardware library packages... |
|
Invention
|
Synchronization of system resources in a multi-socket data processing system.
Synchronizing syst... |
|
Invention
|
Protocol aware bridge circuit for low latency communication among integrated circuits.
A system ... |
|
Invention
|
Compilation of neural networks into subgraphs for processing by multiple compute circuits.
Proce... |
|
Invention
|
Circuits and methods for multiplying large integers over a finite field.
Multiplication of integ... |
|
Invention
|
Dynamic port handling for isolated modules and dynamic function exchange.
Dynamic port handling ... |
|
Invention
|
Resource estimation for implementing circuit designs within an integrated circuit.
Resource esti... |
|
Invention
|
Interwafer connection structure for coupling wafers in a wafer stack.
An integrated circuit (IC)... |
|
Invention
|
Low frequency power supply spur reduction in clock signals.
Techniques and apparatus for reducin... |
|
Invention
|
Pre-carry data processing apparatus and method.
Disclosed approaches for accumulating pre-carry ... |
|
Invention
|
Low frequency power supply spur reduction in clock signals. Techniques and apparatus for reducing... |
|
Invention
|
Data traffic injection for simulation of circuit designs. Computer-based simulation of a device u... |
|
Invention
|
Circuit design simulation and clock event reduction.
Circuit design simulation and clock event r... |
|
Invention
|
Routing a communication bus within multiple layers of a printed circuit board.
A semiconductor d... |
|
Invention
|
Multipath memory with static or dynamic mapping to coherent or mmio space.
Embodiments herein de... |
|
Invention
|
Offset mitigation for an analog-to-digital convertor.
Analog-to-digital converter circuitry incl... |
|
Invention
|
Scalable scribe regions for implementing user circuit designs in an integrated circuit using dyna... |
|
Invention
|
Circuit architecture for determining threshold ranges and values of a dataset.
An electronic sys... |
|
Invention
|
Calibrated linear duty cycle correction.
Examples describe a duty cycle correction circuit for c... |
|
Invention
|
Intra-chip and inter-chip data protection.
In one example, an integrated circuit (IC) is provide... |
|
Invention
|
Hardware acceleration of affine transformations.
Examples herein describe a hardware accelerator... |
|
Invention
|
Long short term memory (lstm) layer hardware acceleration.
Method for accelerating matrix vector... |
|
Invention
|
Branch stall elimination in pipelined microprocessors. A system can include a microprocessor havi... |
|
Invention
|
Optimizing hardware design throughput by latency aware balancing of re-convergent paths. Embodime... |
|
Invention
|
Table based multi-function virtualization. Sharing integrated circuit (IC) resources can include ... |
|
Invention
|
Scalable scan architecture for multi-circuit block arrays. An integrated circuit (IC) can include... |
2020
|
Invention
|
Radome with integrated passive cooling. An antenna assembly is provided having passive cooling el... |
|
Invention
|
Device with data processing engine array that enables partial reconfiguration. A device may inclu... |
|
Invention
|
Machine learning based delay estimation. Training of a machine learning model used to infer estim... |
|
Invention
|
Programmable congestion control engine. Examples herein describe an acceleration framework that i... |
|
Invention
|
Method for time stamping with increased accuracy. A method for measuring asynchronous timestamp r... |
|
P/S
|
System on module, namely, integrated board-level circuits that integrate a system function in a s... |
|
P/S
|
System on module, namely, a board-level circuit that
integrates a system function in a single mo... |
|
Invention
|
Wafer testing and structures for wafer testing. Examples described herein generally relate to waf... |
2019
|
Invention
|
Machine learning based methodology for signal waveform, eye diagram, and bit error rate (ber) bat... |
|
Invention
|
Partial sum pre-computation to implement quantized neural networks on programmable devices. An ex... |
|
P/S
|
Downloadable computer software platform for the design, programming and operation of integrated c... |
|
P/S
|
Downloadable computer software platform for the design,
programming and operation of integrated ... |
|
Invention
|
Circuit for and method of implementing io connections in an integrated circuit device. A circuit ... |
|
Invention
|
Packet identification (id) assignment for routing network. Some examples described herein relate ... |
|
P/S
|
Integrated circuits and semiconductors; computer accelerator
boards; computer accelerator cards;... |
|
P/S
|
Integrated circuits; integrated circuits in the nature of
integrated multi-core heterogeneous co... |
2018
|
P/S
|
Integrated circuits and semiconductors; computer accelerator boards; computer accelerator cards; ... |
|
P/S
|
Integrated circuits; integrated circuits in the nature of integrated multi-core heterogeneous com... |
|
P/S
|
Computer accelerator boards; computer accelerator cards; computing memory modules; computer add-i... |
|
Invention
|
System and method for implementing neural networks in integrated circuits. A neural network syste... |
2017
|
P/S
|
Computer software; music composition software; computer
software for creating and editing music ... |
|
P/S
|
Computer software for implementing a network protocol stack, not for use in testing website funct... |
|
P/S
|
Cards with integrated circuits; Computer network adapters; Computer network interface devices; Et... |
|
P/S
|
Computer software and hardware for monitoring and securing network data, enable multiple services... |
|
P/S
|
Computer hardware, wide-area computer networks hardware, peer-to-peer computer networks hardware,... |
|
P/S
|
Computer software for providing active protection for network servers and network adapters using ... |
2015
|
P/S
|
Semiconductors; integrated circuits; programmable logic integrated circuits; field programmable g... |
|
P/S
|
Technical consultation in the field of engineering of semiconductors, integrated circuits, progra... |
|
P/S
|
Computer software for design, programming, and operation of integrated circuits |
|
P/S
|
Computer software for design, programming, and operation of integrated circuits. |
|
P/S
|
Computer software for design, programming, and operation of
integrated circuits. |
2012
|
P/S
|
Computer software systems for packet recordation or storage, time-stamping, time synchronization,... |
2011
|
P/S
|
Computer hardware, namely, integrated circuits; integrated circuit, namely, field programmable ga... |
|
P/S
|
Computer hardware, namely, integrated circuits; integrated
circuit, namely, field programmable g... |
|
P/S
|
Computer software for design, programming, and operation of programmable gate arrays. |
|
P/S
|
Integrated circuits, namely, field programmable gate arrays;
computer software for design, progr... |
2010
|
P/S
|
Computer software for implementing network communications, computer software used to accelerate n... |
|
P/S
|
Computer software; computer software which implements a network protocol stack. |
|
P/S
|
Integrated circuits, namely field programmable gate arrays; computer software for design, program... |
|
P/S
|
Computer software for design, programming, and operation of programmable gate arrays |
|
P/S
|
Integrated circuits, namely, field programmable gate arrays [ ; computer software for design, pro... |
|
P/S
|
Integrated circuits, namely field-programmable gate arrays. |
|
P/S
|
Integrated circuits, namely field programmable gate arrays;
computer software for design, progra... |
|
P/S
|
Integrated circuits; field programmable gate arrays; computer software for the design, programmin... |
|
P/S
|
Integrated circuits, namely, field programmable gate arrays |
|
P/S
|
Integrated circuits; field programmable gate arrays;
computer software for the design, programmi... |
|
P/S
|
Integrated circuits; Integrated circuits in the nature of field programmable gate arrays |
2009
|
P/S
|
Data processing equipment and computers; computer hardware and firmware; computer software; compu... |