2023
|
Invention
|
Network-on-chip (noc) with a broadcast switch system.
A system and methods of use for a broadcas... |
|
P/S
|
Computer software used as a development tool for use in the design of integrated circuits and sys... |
|
P/S
|
Electrical and electronic components, namely, semiconductors, electronic circuits, microcircuits,... |
|
Invention
|
Model-driven approach for failure mode, effects, and diagnostic analysis (fmeda) automation for h... |
|
Invention
|
Quality metrics for optimization tasks in generation of a network. Qualifying networks properties... |
2022
|
Invention
|
Cache coherent system implementing victim buffers.
In accordance with various aspects of the inv... |
|
Invention
|
System and method for event messages in a cache coherent interconnect.
A cache coherent intercon... |
|
Invention
|
Testbenches for electronic systems with automatic insertion of verification features.
A system a... |
|
Invention
|
Network-on-chip (noc) using deadline based arbitration.
A system and method to arbitrate based o... |
|
Invention
|
Unique identifier creation and management for elaborated platform.
Systems and methods are discl... |
|
Invention
|
Mechanism to control order of tasks execution in a system-on-chip (soc) by observing packets in a... |
|
Invention
|
System and method for deadlock detection in network-on-chip (noc) having external dependencies.
... |
|
Invention
|
Multi-level partitioned snoop filter.
A system and method that partitions a snoop filter into su... |
|
Invention
|
Synthesis of a network-on-chip (noc) for insertion of pipeline stages.
A tool makes modification... |
|
Invention
|
Constraints and objectives used in synthesis of a network-on-chip (noc). A tool for executing per... |
|
Invention
|
System and method for editing a network-on-chip (noc).
A system and method implemented by tool i... |
|
Invention
|
System and method for area and timing assessment of a network-on-chip (noc) implementation.
A sy... |
|
Invention
|
Broadcast adapters in a network-on-chip.
A broadcast adapter in a network-on-chip (NoC) is used ... |
|
Invention
|
System and method for scripting generators.
A system (and method) is disclosed that automate cre... |
|
Invention
|
System and method to determine optimal path(s) and use load balancing in an interconnect. A syste... |
|
Invention
|
System and method for data loss and data latency management in a network-on-chip with buffered sw... |
|
Invention
|
System and method for generation of a report and debug of address transformations in electronic s... |
|
Invention
|
Switch with virtual channels for soft locking in a network-on-chip (noc). A system and method for... |
|
P/S
|
downloadable computer software used as a development tool for use in the design of integrated cir... |
|
P/S
|
Development of new electronic technology for others in the fields of system-on-chip devices, inte... |
|
Invention
|
System and method to enter and exit a cache coherent interconnect.
A cache coherent interconnect... |
|
Invention
|
Automatic configuration of pipeline modules in an electronics system.
Generation of a full regis... |
|
Invention
|
System and method for round robin arbiters in a network-on-chip (noc). In a network-on-chip (NoC)... |
|
Invention
|
Incremental topology modification of a network-on-chip. An initial Network on Chip (NoC) topology... |
|
Invention
|
Optimization of parameters for synthesis of a topology using a discriminant function module. A to... |
|
Invention
|
System and method for synthesis of connectivity to an interconnect in a multi-protocol system-on-... |
2021
|
Invention
|
System and method for using interface protection parameters. A system and method for adding inter... |
|
Invention
|
Topology synthesis of a network-on-chip (noc).
Systems and methods are disclosed for synthesis o... |
|
Invention
|
System and method for performing transaction aggregation in a network-on-chip (noc).
System and ... |
|
Invention
|
System and method to generate a network-on-chip (noc) description using incremental topology synt... |
|
Invention
|
System and method for predicting performance, power and area behavior of soft ip components in in... |
|
P/S
|
Downloadable computer software used as a development tool for use in the design of integrated cir... |
|
P/S
|
Providing temporary use of online, non-downloadable software
for delivery and configuration of i... |
2020
|
Invention
|
System and method for generating and using a context block based on system parameters. A system a... |
|
Invention
|
Broadcast switch system in a network-on-chip (noc). A system and methods of use for a broadcast s... |
|
Invention
|
Synthesis of a network-on-chip (noc) using performance constraints and objectives. Systems and me... |
|
Invention
|
Management of a buffered switch having virtual channels for data transmission within a network. A... |
|
Invention
|
Queue management system, starvation and latency management system, and methods of use. A quality ... |
|
Invention
|
Generation of hardware design using a constraint solver module for topology synthesis. In accorda... |
|
Invention
|
System and method for using soft lock with virtual channels in a network-on-chip (noc). A system ... |
|
Invention
|
System and method for generation of quality metrics for optimization tasks in topology synthesis ... |
|
Invention
|
System and method for interface protection. A system and method for adding interface protection t... |
|
Invention
|
Multi-phase topology synthesis of a network-on-chip (noc). A process is disclosed that automatica... |
|
P/S
|
Providing temporary use of online, non-downloadable software for delivery and configuration of in... |
|
P/S
|
Providing temporary use of online, non-downloadable computer software for use as a development to... |
|
Invention
|
System and method for generating and using physical roadmaps in network synthesis. A system and m... |
|
Invention
|
System and method for synthesis of a network-on-chip for deadlock-free transformation. System and... |
|
Invention
|
System and method for synthesis of a network-on-chip to determine optimal path with load balancin... |
2019
|
Invention
|
Physically aware topology synthesis of a network. System and methods are disclosed for synthesis ... |
|
Invention
|
System and method for incremental topology synthesis of a network-on-chip. Systems and methods ar... |
|
P/S
|
Electrical and electronic components, namely,
semiconductors, electronic circuits, microcircuits... |
|
Invention
|
System and method for advanced detection of failures in a network-on-chip. System and method are ... |
|
Invention
|
System and method for transaction broadcast in a network on chip. Systems and methods are disclos... |
2018
|
P/S
|
Computer software, namely, software application design tools for use in configuring on-chip cache... |
2015
|
P/S
|
Interconnect IP technology, namely, protocol adapters, switching elements, data path converters, ... |
|
P/S
|
Computer software used as a development tool for the design of integrated circuits and system-on-... |
2012
|
P/S
|
Computer software used as a development tool for use in the
design of integrated circuits and sy... |
2011
|
P/S
|
Computer software used as a simulation and analysis tool for use in the design of integrated circ... |
2009
|
P/S
|
computer software used as a development tool for use in the design of integrated circuits and sys... |
|
P/S
|
[ computer software used as a development tool for use in the design of integrated circuits and s... |
2002
|
P/S
|
Electric and electronic components, namely semiconductors, electronic circuits, microcircuits, in... |