|
Found results for
patents
1.
|
METHOD AND SYSTEM FOR REPLICATING CORE CONFIGURATIONS
Application Number |
US2023030839 |
Publication Number |
2024/044197 |
Status |
In Force |
Filing Date |
2023-08-22 |
Publication Date |
2024-02-29 |
Owner |
CORNAMI, INC. (USA)
|
Inventor |
- Victorvich, Yuri
- Furtek, Frederick
- Franz, Martin Alan, Ii
- Master, Paul L.
|
Abstract
A system and method to efficiently configure an array of processing cores to perform functions of a program. A function of the program is converted to a configuration of cores. The configuration is laid out in a first subset of the array of cores. The configuration is stored. The configuration is replicated to perform the function on a second subset of the array of cores.
IPC Classes ?
- G06F 9/50 - Allocation of resources, e.g. of the central processing unit [CPU]
- G06T 1/20 - Processor architectures; Processor configuration, e.g. pipelining
- H01L 21/66 - Testing or measuring during manufacture or treatment
|
2.
|
RECONFIGURABLE ARITHMETIC ENGINE CIRCUIT
Application Number |
US2020050058 |
Publication Number |
2021/050636 |
Status |
In Force |
Filing Date |
2020-09-10 |
Publication Date |
2021-03-18 |
Owner |
CORNAMI, INC. (USA)
|
Inventor |
Andraka, Raymond J.
|
Abstract
A representative reconfigurable processing circuit and a reconfigurable arithmetic circuit are disclosed, each of which may include input reordering queues; a multiplier shifter and combiner network coupled to the input reordering queues; an accumulator circuit; and a control logic circuit, along with a processor and various interconnection networks. A representative reconfigurable arithmetic circuit has a plurality of operating modes, such as floating point and integer arithmetic modes, logical manipulation modes, Boolean logic, shift, rotate, conditional operations, and format conversion, and is configurable for a wide variety of multiplication modes. Dedicated routing connecting multiplier adder trees allows multiple reconfigurable arithmetic circuits to be reconfigurably combined, in pair or quad configurations, for larger adders, complex multiplies and general sum of products use, for example.
IPC Classes ?
- G06F 7/57 - Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups or for performing logical operations
|
3.
|
RECONFIGURABLE PROCESSOR CIRCUIT ARCHITECTURE
Application Number |
US2020050069 |
Publication Number |
2021/050643 |
Status |
In Force |
Filing Date |
2020-09-10 |
Publication Date |
2021-03-18 |
Owner |
CORNAMI, INC. (USA)
|
Inventor |
- Master, Paul, L.
- Knapp, Steven, K.
- Andraka, Raymond, J.
- Furtek, Frederick, Curtis
- Beliaev, Alexei
- Franz, Martin, A.
- Meessen, Rene
|
Abstract
A representative reconfigurable processing circuit and a reconfigurable arithmetic circuit are disclosed, each of which may include input reordering queues; a multiplier shifter and combiner network coupled to the input reordering queues; an accumulator circuit; and a control logic circuit, along with a processor and various interconnection networks. A representative reconfigurable arithmetic circuit has a plurality of operating modes, such as floating point and integer arithmetic modes, logical manipulation modes, Boolean logic, shift, rotate, conditional operations, and format conversion, and is configurable for a wide variety of multiplication modes. Dedicated routing connecting multiplier adder trees allows multiple reconfigurable arithmetic circuits to be reconfigurably combined, in pair or quad configurations, for larger adders, complex multiplies and general sum of products use, for example.
IPC Classes ?
- G06F 7/57 - Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups or for performing logical operations
|
4.
|
CONFIGURING A REDUCED INSTRUCTION SET COMPUTER PROCESSOR ARCHITECTURE TO EXECUTE A FULLY HOMOMORPHIC ENCRYPTION ALGORITHM
Application Number |
US2020044944 |
Publication Number |
2021/026196 |
Status |
In Force |
Filing Date |
2020-08-05 |
Publication Date |
2021-02-11 |
Owner |
CORNAMI INC. (USA)
|
Inventor |
- Kreeger, Morris Jacob
- Liu, Tianfang
- Furtek, Frederick
- Master, Paul L.
|
Abstract
Systems and methods for configuring a reduced instruction set computer processor architecture to execute fully homomorphic encryption (FHE) logic gates as a streaming topology. The method includes parsing sequential FHE logic gate code, transforming the FHE logic gate code into a set of code modules that each have in input and an output that is a function of the input and which do not pass control to other functions, creating a node wrapper around each code module, configuring at least one of the primary processing cores to implement the logic element equivalents of each element in a manner which operates in a streaming mode wherein data streams out of corresponding arithmetic logic units into the main memory and other ones of the plurality arithmetic logic units.
IPC Classes ?
- H04L 9/00 - Arrangements for secret or secure communications; Network security protocols
- G06F 9/30 - Arrangements for executing machine instructions, e.g. instruction decode
|
|