|
2023
|
Invention
|
Overflow event counter.
A processing device comprises a register configured to store a count val... |
|
|
Invention
|
System and method for synchronising access to shared memory.
A read and notify request is issued... |
|
|
Invention
|
Barrier sync signalling.
A data processing device comprising: a plurality of processors, each of... |
|
|
Invention
|
Controlling a processor clock.
There is disclosed a method of controlling the frequency of a clo... |
|
|
Invention
|
Network computer with two embedded rings.
A computer comprising a plurality of interconnected pr... |
|
|
Invention
|
Machine code instruction.
A processing device comprising a plurality of operand registers, where... |
|
|
Invention
|
Global event aggregation.
Each of the processing devices stores an event vector, which is update... |
|
|
Invention
|
Heatsink for a memory and routing module.
A heatsink is provided for a memory and routing module... |
|
|
Invention
|
Processing device for intermediate value scaling.
A processing device comprising: a control regi... |
|
|
Invention
|
Reset of a multi-node system.
Each of the nodes stores a number, referred to herein as a generat... |
|
|
Invention
|
Device event notification.
An error event vector is defined for the device, where each element o... |
|
|
Invention
|
Communication in a computer having multiple processors. A computer comprising a plurality of proc... |
|
|
Invention
|
Floating point norm instruction.
A hardware module is provided in an execution unit and is respo... |
|
|
Invention
|
Machine code instruction. A processing device comprising a plurality of operand registers, wherei... |
|
|
Invention
|
Computer system having a chip configured for memory attachment and routing.
A memory attachment ... |
|
|
Invention
|
Computer system having multiple computer devices each with routing logic and memory controller an... |
|
|
Invention
|
A computer system. A memory attachment and routing chip includes a single die having a set of ext... |
|
|
Invention
|
Dual-mode floating point processor operation.
By providing a mode indication, an execution unit ... |
|
|
Invention
|
Reset of a multi-node system. Each of the nodes stores a number, referred to herein as a generati... |
|
2022
|
Invention
|
Data processing in a machine learning computer.
A computer-implemented method of training a mult... |
|
|
Invention
|
Data processing in a machine learning computer.
A computer-implemented method comprising: proces... |
|
|
Invention
|
Variable format floating point logic.
Logic circuitry for multiplying floating point numbers is ... |
|
|
Invention
|
Memory and routing module for use in a computer system.
A memory and routing module includes a s... |
|
|
Invention
|
Processing device for handling misaligned data.
A new type of instruction and a control register... |
|
|
Invention
|
Fair arbitration between multiple sources targeting a destination. A hardware module comprises at... |
|
|
Invention
|
Initialisation of worker threads.
A processing device comprising: at least one execution unit co... |
|
|
Invention
|
Providing capacitors in analogue circuits.
A computer structure comprises a first silicon substr... |
|
|
Invention
|
Dram module with data routing logic. A memory and routing module (100) includes a substrate (170)... |
|
|
Invention
|
A module. A module (100) includes a package substrate (170) for receiving a flip chip-attached se... |
|
|
Invention
|
Variable frame headers.
In order to provide for the extension of either the MAC address or the V... |
|
|
Invention
|
Initialisation of worker threads. A processing device comprising: at least one execution unit con... |
|
|
Invention
|
Processing device for handling misaligned data. A new type of instruction and a control register ... |
|
|
Invention
|
Stacked integrated circuit device.
The first logic wafer is attached to a supporting wafer, whic... |
|
|
Invention
|
Generation number for handling resets.
One or more bits of the destination MAC address indicate ... |
|
|
Invention
|
Processing data batches in a multi layer network. A computer-implemented method of training a dee... |
|
|
Invention
|
Method of testing a stacked integrated circuit device.
A method for testing a stacked integrated... |
|
|
Invention
|
Location based medium access control address.
A data processing system having an address resolut... |
|
|
Invention
|
A network computer with external memory.
A computer comprising a plurality of processor devices ... |
|
|
Invention
|
Processor repair.
A processor comprises at least one delay stage for each processing circuit and... |
|
|
Invention
|
Network computer with external memory.
A computer comprising a plurality of processor devices co... |
|
|
Invention
|
Network path testing via independent test traffic.
The same test data frame is dispatched from a... |
|
|
Invention
|
Gateway fabric ports.
A gateway for interfacing a host with a subsystem for acting as a work acc... |
|
|
Invention
|
Scan testing in a processor. A processor comprises an exchange, a plurality of columns, and a plu... |
|
|
Invention
|
Scan testing in a processor.
A method for repairing a processor. The processor comprises a plura... |
|
|
Invention
|
External exchange connectivity. A processing device has a plurality of interfaces and a plurality... |
|
|
Invention
|
Processing device using variable stride pattern.
For certain applications, parts of the applicat... |
|
|
Invention
|
Processing device using variable stride pattern. For certain applications, parts of the applicati... |
|
|
G/S
|
Downloadable computer software for performing analysis of computer applications |
|
|
G/S
|
Computer hardware all being used in an offsite or onsite server data center and all being special... |
|
2021
|
Invention
|
Processing data batches in a multi-layer network.
A computer-implemented method of training a de... |
|
|
Invention
|
Tracing synchronization activity of a processing unit. A device comprising: a processing unit com... |
|
|
G/S
|
Computer chips; silicon chips; microprocessor chips; semiconductor chips; integrated circuit chip... |
|
|
G/S
|
Computer chips, silicon chips, microprocessor chips,
semiconductor chips, integrated circuit chi... |
|
2018
|
G/S
|
Computer chips, silicon chips, microprocessor chips, semiconductor chips, integrated circuit chip... |
|
|
G/S
|
Software for operating and running computer processors and chips. |
|
2017
|
G/S
|
Software for operating and running computer processors and
chips. |
|
2016
|
G/S
|
Software for operating and running computer processors and chips. |
