2024
|
G/S
|
Semiconductor devices; Semiconductor chipsets; integrated circuits and integrated circuit modules |
2023
|
Invention
|
Methods for forming multi-layer vertical nor-type memory string arrays.
A method for forming 3-d... |
|
Invention
|
Methods for reducing disturb errors by refreshing data alongside programming or erase operations.... |
|
Invention
|
Three-dimensional memory string array of thin-film ferroelectric transistors.
Thin-film Ferroele... |
|
Invention
|
Multi-gate nor flash thin-film transistor strings arranged in stacked horizontal active strips wi... |
|
Invention
|
Fabrication method for a three-dimensional memory array of thin-film ferroelectric transistors fo... |
|
Invention
|
Memory centric computational memory system.
A memory structure including three-dimensional NOR m... |
|
Invention
|
Dynamic random-access memory (dram) configured for block transfers and method thereof.
A method ... |
|
Invention
|
Wear-level control circuit for memory module.
A memory device includes: (a) one or more memory c... |
|
Invention
|
Memory controller for a high capacity memory circuit with large number of independently accessibl... |
|
Invention
|
Three-dimensional vertical nor flash thin film transistor strings.
A memory structure, includes ... |
|
Invention
|
Memory controller for a high capacity memory circuit using virtual bank addressing.
A memory sys... |
|
Invention
|
Three-dimensional vertical nor flash thin-film transistor strings.
A memory structure, includes ... |
|
G/S
|
Semiconductor devices; semiconductor chips; semiconductor chipsets; integrated circuits and integ... |
|
Invention
|
Device with embedded high-bandwidth, high-capacity memory using wafer bonding.
An electronic dev... |
|
Invention
|
High capacity memory circuit with low effective latency.
A first circuit formed on a first semic... |
|
Invention
|
Memory structure including high density three-dimensional nor memory strings of junctionless ferr... |
|
Invention
|
Memory structure including three-dimensional nor memory strings and method of fabrication.
A mem... |
|
G/S
|
Semiconductor devices; semiconductor chipsets; integrated circuits and integrated circuit modules |
|
Invention
|
Memory device and method for manufacturing therefor.
A memory device includes a stacked body of ... |
|
Invention
|
Memory structure including three-dimensional nor memory strings of junctionless ferroelectric sto... |
2022
|
Invention
|
Quasi-volatile system-level memory.
A high-capacity system memory may be built from both quasi-v... |
|
Invention
|
Memory system implementing write abort operation for reduced read latency. A memory system includ... |
|
Invention
|
Memory system implementing write abort operation for reduced read latency.
A memory system inclu... |
|
Invention
|
Memory device including arrangement of independently and concurrently operable tiles of memory tr... |
|
Invention
|
Memory circuit, system and method for rapid retrieval of data sets. A 3-dimensional array of NOR ... |
|
Invention
|
Process for preparing a channel region of a thin-film transistor in a 3-dimensional thin-film tra... |
|
Invention
|
Staggered word line architecture for reduced disturb in 3-dimensional nor memory arrays.
A stagg... |
|
Invention
|
Cool electron erasing in thin-film storage transistors.
A storage transistor has a tunnel dielec... |
|
Invention
|
Memory centric system incorporating computational memory. Semiconductor memory systems and archit... |
|
Invention
|
Memory structure including three-dimensional nor memory strings of junctionless ferroelectric mem... |
|
Invention
|
Memory structure of three-dimensional nor memory strings of junctionless ferroelectric memory tra... |
|
Invention
|
Memory circuit, system and method for rapid retrieval of data sets.
A 3-dimensional array of NOR... |
|
Invention
|
Three-dimensional memory string array of thin-film ferroelectric transistors formed with an oxide... |
|
Invention
|
Three-dimensional nor memory string arrays of thin-film ferroelectric transistors.
A memory stru... |
|
Invention
|
Three-dimensional nor memory string arrays of thin-film ferroelectric transistors. A memory struc... |
|
Invention
|
3-dimensional memory string array of thin-film ferroelectric transistors. Thin-film Ferroelectric... |
|
Invention
|
Methods for forming multilayer horizontal nor-type thin-film memory strings.
Various methods ove... |
|
Invention
|
Process for forming a vertical thin-film transistor that serves as a connector to a bit-line of a... |
|
Invention
|
Thin film storage transistor with silicon oxide nitride charge trapping layer.
A thin-film stora... |
|
Invention
|
Three-dimensional memory structure fabricated using repeated active stack sections.
A method for... |
|
Invention
|
Three-dimensional memory structure fabrication using channel replacement.
A process for fabricat... |
|
Invention
|
Methods for fabrication of 3-dimensional nor memory arrays.
Carbon has many advantageous uses as... |
|
Invention
|
Semiconductor memory device with write disturb reduction.
A semiconductor memory device implemen... |
|
Invention
|
Semiconductor memory device with write disturb reduction. A semiconductor memory device implement... |
|
Invention
|
Thin-film storage transistor with ferroelectric storage layer. According to one embodiment of the... |
|
Invention
|
Memory interface with configurable high-speed serial data lanes for high bandwidth memory. A memo... |
2021
|
Invention
|
Process for a 3-dimensional array of horizontal nor-type memory strings. In the highly efficient ... |
|
Invention
|
Methods for fabricating a 3-dimensional memory structure of nor memory strings. A process for bui... |
2020
|
G/S
|
Semiconductors, namely, semiconductor memory and storage
chips; interfaces for computers, mobile... |
|
G/S
|
Semiconductors, namely, semiconductor memory and storage chips; Electronic display interfaces for... |
2019
|
G/S
|
Semiconductors, namely, memory and storage chips. Licensing of technology and intellectual proper... |
|
G/S
|
Semiconductors, namely, semiconductor memory and storage chips |