|
2023
|
Invention
|
Low standby power with fast turn on method for non-volatile memory devices.
Systems and methods ... |
|
|
Invention
|
Method of ono integration into logic cmos flow.
An embodiment of a method of integration of a no... |
|
2022
|
Invention
|
Sonos ono stack scaling.
A method of scaling a nonvolatile trapped-charge memory device and the ... |
|
|
Invention
|
Oxide-nitride-oxide stack having multiple oxynitride layers.
A semiconductor device including an... |
|
|
Invention
|
Gate fringing effect based channel formation for semiconductor device. A memory device is describ... |
|
2021
|
Invention
|
Oxide-nitride-oxide stack having multiple oxynitride layers. An embodiment of a semiconductor mem... |
|
|
Invention
|
Memory transistor with multiple charge storing layers and a high work function gate electrode. Se... |
|
|
Invention
|
Low standby power with fast turn on method for non-volatile memory devices. Systems and methods f... |
|
|
Invention
|
Memory transistor with multiple charge storing layers and a high work function gate electrode. An... |
|
2020
|
Invention
|
Sonos stack with split nitride memory layer. A semiconductor device and method of manufacturing t... |
|
|
Invention
|
Embedded sonos with triple gate oxide and manufacturing method of the same.
A method to integrat... |
|
|
Invention
|
Asymmetric pass field-effect transistor for nonvolatile memory. A method of performing an operati... |
|
|
Invention
|
Method of ono integration into logic cmos flow. An embodiment of a method of integration of a non... |
|
|
Invention
|
Nonvolatile charge trap memory device having a high dielectric constant blocking region.
An embo... |
|
|
Invention
|
Radical oxidation process for fabricating a nonvolatile charge trap memory device.
A method for ... |
|
2019
|
Invention
|
Flash memory device and method. Semiconductor devices including non-volatile memory transistors a... |
|
|
Invention
|
Method of integrating a charge-trapping gate stack into a cmos flow. A method of fabricating a me... |
|
|
Invention
|
Method of ono stack formation.
A method of controlling the thickness of gate oxides in an integr... |
|
|
Invention
|
Asymmetric pass field-effect transistor for non-volatile memory. A method of performing an operat... |
|
|
Invention
|
Embedded sonos with a high-k metal gate and manufacturing methods of the same. Semiconductor devi... |
|
|
Invention
|
High voltage architecture for non-volatile memory.
A method of erasing, during an erase operatio... |
|
|
Invention
|
Bias scheme for word programming in non-volatile memory and inhibit disturb reduction.
A memory ... |
|
|
Invention
|
Oxide formation in a plasma process.
A memory transistor includes a gate electrode and a blockin... |
|
|
Invention
|
Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping ... |
|
|
Invention
|
Method of forming drain extended mos transistors for high voltage circuits.
A device including b... |
|
|
Invention
|
Systems, methods, and apparatus for memory cells with common source lines.
A method for operatin... |
|
2018
|
Invention
|
Method of ono stack formation. A method of controlling the thickness of gate oxides in an integra... |
|
|
Invention
|
Oxide formation in a plasma process. A memory transistor includes a gate electrode and a blocking... |
|
|
Invention
|
Embedded sonos with triple gate oxide and manufacturing method of the same. A method to integrate... |
|
|
Invention
|
Low standby power with fast turn on method for non-volatile memory devices. A method for driving ... |
|
|
Invention
|
Radical oxidation process for fabricating a nonvolatile charge trap memory device. A method for f... |
|
|
Invention
|
Sonos ono stack scaling. A method of scaling a nonvolatile trapped-charge memory device and the d... |
|
|
Invention
|
Bias scheme for word programming in non-volatile memory and inhibit disturb reduction. A memory d... |
|
|
Invention
|
Integration of a memory transistor into high-k, metal gate cmos process flow. A memory device tha... |
|
2017
|
Invention
|
Embedded sonos with a high-k metal gate and manufacturing methods of the same.
Semiconductor dev... |
|
2015
|
Invention
|
Method of forming drain extended mos transistors for high voltage circuits. A device including bo... |
|
|
Invention
|
Memory architecture having two independently controlled voltage pumps. A system including a memor... |
