2024
|
G/S
|
Electronic circuits; semiconductors; semiconductor chips; semiconductor computer chips; integrate... |
|
Invention
|
Methods and apparatus for descrambling received uplink transmissions.
Methods and apparatus for ... |
|
Invention
|
Optimizing transmitter settings for in-band electrical interface between host device and optical ... |
|
Invention
|
Transmitting traffic streams via multiple wlan communication links.
In response to a first commu... |
|
Invention
|
Multi-chip module including integrated circuit with receiver circuitry implementing transmit sign... |
|
Invention
|
Midamble format for packets in a vehicular communication network.
In a vehicular communication n... |
|
Invention
|
Load-aware packet size distribution measurement in a network device. A network device determines ... |
|
Invention
|
Power saving in a network device. A controller determines a time period corresponding to a medium... |
|
Invention
|
Vehicle phy configuration depending on cable length.
An in-vehicle Ethernet network for data com... |
|
Invention
|
Vehicle phy configuration depending on cable length. An in-vehicle Ethernet network (20) for data... |
|
Invention
|
Physical layer frame format for wlan.
A first communication device generates a PHY preamble of a... |
|
Invention
|
Pipelined processor architecture with configurable grouping of processor elements.
The present d... |
|
Invention
|
Multi-chiplet module system, method and device.
A multi-chiplet module system, method and device... |
|
Invention
|
Near-end crosstalk mitigation in a serdes device.
A communication apparatus includes a receiver ... |
|
G/S
|
Computer hardware; computer chips; semiconductors; semiconductor chips and chip sets; microproces... |
|
Invention
|
Method and apparatus for device identification in a communication network.
A coordinator communi... |
|
Invention
|
Method and apparatus for device identification in a communication network. A coordinator communic... |
|
Invention
|
Operational statistics encoding and mapping in network nodes. A pre-scaled accumulated byte count... |
|
Invention
|
Integrated circuit device with stacked interface chiplets.
An integrated circuit device includes... |
|
Invention
|
Mechanical stiffener for integrated circuit package with varying heat dissipation modes.
An inte... |
|
Invention
|
Avs architecture for sar adc.
An Integrated Circuit (IC) includes one or more functional circuit... |
|
Invention
|
Scalable packet processing.
The present disclosure describes apparatuses and methods for scalabl... |
2023
|
Invention
|
Laser with intracavity modulator.
An optoelectronic device includes a gain medium configured to ... |
|
G/S
|
Clothing, namely, shirts, tank tops, shorts, pants, clothing jerseys, clothing jackets, vests, ho... |
|
Invention
|
Physical layer preamble for wireless local area networks. A communication device receives a physi... |
|
Invention
|
System and method for payment hardware system module (hsm) communications.
A system and correspo... |
|
Invention
|
Power saving in a network device.
A controller determines a time period corresponding to a mediu... |
|
Invention
|
Digital timing recovery for servo operations during start-up mode. A method of recovering a servo... |
|
Invention
|
Transmitting network management information in a wireless local area network. An access point (AP... |
|
Invention
|
Data delay cell for rise time programming in write preamplifier. A data delay circuit, for delayi... |
|
Invention
|
Methods and apparatus for combining received uplink transmissions. Methods and apparatus for comb... |
|
Invention
|
Physical layer (phy) data unit encoding for hybrid automatic repeat request (harq) transmission. ... |
|
Invention
|
Operational statistics encoding and mapping in network nodes.
A pre-scaled accumulated byte coun... |
|
Invention
|
Multi-stage scheduler.
Packet metadata for incoming packets are buffered in queue selection buff... |
|
G/S
|
Semiconductors, integrated circuits, computer networking switches, and computer networking interf... |
|
Invention
|
Probabilistic shaping techniques for high performance coherent optical transceivers. A method and... |
|
Invention
|
Adaptive transient compensation in physical layer transceiver. A physical layer transceiver (PHY)... |
|
Invention
|
System and method for bitcoin mining with reduced power. A circuit and corresponding method enabl... |
|
Invention
|
Synchronization of joint transmissions with multiple access points. A first access point (AP) rec... |
|
Invention
|
Unidirectional fast retraining of a bidirectional ethernet link. A PHY device in an Ethernet netw... |
|
Invention
|
Power saving in a network device.
A first component of a network device determines that the firs... |
|
Invention
|
Mechanism for improved data availability for dram in the presence of uncorrectable errors. Disclo... |
|
Invention
|
System and method for device under test (dut) validation reuse across multiple platforms. A new a... |
2022
|
Invention
|
Clock path equalization in dual path cdr. Clock data recovery circuitry, for a deserializer of a ... |
|
Invention
|
Dual loop for clock recovery in cdr. A method for recovering a clock from input data, in a deseri... |
|
Invention
|
Adaptive read recovery for nand flash memory devices. A method of reading data read from a NAND F... |
|
Invention
|
Method and system to expand accessible on-chip memory (ocm) of an inference engine. A method incl... |
|
Invention
|
Allocating resource units for multi-user transmissions in wide bandwidths. A communication device... |
|
G/S
|
Computer hardware; computer chips; semiconductors; semiconductor chips; integrated circuits; micr... |
|
Invention
|
Oscillator for high-speed serial device. Transceiver circuitry for coupling a functional circuit ... |
|
Invention
|
Method and apparatus for sharing clocks between separate integrated circuit chips. An integrated ... |
|
Invention
|
Lateral escape using triangular structure of transceivers. An electronic network device includes:... |
|
Invention
|
Electrostatic discharge protection apparatus and method for data transceiver. A physical layer tr... |
|
Invention
|
Method and apparatus for performing machine learning operations in parallel on machine learning h... |
2021
|
Invention
|
Heat sink cover |
2020
|
G/S
|
Integrated circuits and semiconductor devices |
|
G/S
|
Scientific, optical, signalling and checking apparatus and instruments; apparatus for recording, ... |
|
G/S
|
Computer hardware; semiconductors; semiconductor chips and chip sets; Integrated circuits, integr... |
|
G/S
|
Computer hardware; semiconductors; semiconductor chips and chip sets; integrated circuits in the ... |
|
G/S
|
Designing computer hardware in the nature of semiconductors, semiconductor chips and chip sets, i... |
|
G/S
|
Designing semiconductors, semiconductor chips and chip sets, integrated circuits, integrated circ... |
2018
|
G/S
|
Semiconductors and integrated circuits incorporating error correction mechanisms for use in flash... |
|
G/S
|
Semiconductors; integrated circuits; circuit boards; formatter boards; microprocessors; microcont... |
|
G/S
|
Network appliances in the nature of computer hardware; server adapters; network adapters; applica... |
|
G/S
|
Semiconductor chips; Multi-core RISC system on chip processors for data center and cloud applicat... |
|
G/S
|
Computer hardware; computer hardware and peripherals; computer networking hardware; computer memo... |
|
G/S
|
Semiconductors, semiconductor chip sets, microprocessors, customized microprocessors and related ... |
2017
|
G/S
|
Feature of an Ethernet switch which automatically links a network or storage adapter to the Ether... |
|
G/S
|
Semiconductors; semiconductor chips and chip sets; microprocessors; customized microprocessors; c... |
|
G/S
|
Semiconductor chips; Multi-core risc system on chip processors for data center and cloud applicat... |